

# Semantics and Verification 2005

## Lecture 10

- region graph and the reachability problem
- networks of timed automata
- model checking of timed automata

# Automatic Verification of Timed Automata

## Fact

Even very simple timed automata generate timed transition systems with infinitely (even uncountably) many reachable states.

## Question

Is any automatic verification approach (like bisimilarity checking, model checking or reachability analysis) possible at all?

## Answer

Yes, using **region graph** techniques.

Key idea: infinitely many clock valuations can be categorized into finitely many equivalence classes.

# Automatic Verification of Timed Automata

## Fact

Even very simple timed automata generate timed transition systems with infinitely (even uncountably) many reachable states.

## Question

Is any automatic verification approach (like bisimilarity checking, model checking or reachability analysis) possible at all?

## Answer

Yes, using **region graph** techniques.

Key idea: infinitely many clock valuations can be categorized into finitely many equivalence classes.

# Automatic Verification of Timed Automata

## Fact

Even very simple timed automata generate timed transition systems with infinitely (even uncountably) many reachable states.

## Question

Is any automatic verification approach (like bisimilarity checking, model checking or reachability analysis) possible at all?

## Answer

Yes, using **region graph** techniques.

Key idea: infinitely many clock valuations can be categorized into finitely many equivalence classes.

# Preliminaries

Let  $d \in \mathbb{R}^{\geq 0}$ . Then

- let  $\lfloor d \rfloor$  be the integer part of  $d$ , and
- let  $\text{frac}(d)$  be the fractional part of  $d$ .

Any  $d \in \mathbb{R}^{\geq 0}$  can be now written as  $d = \lfloor d \rfloor + \text{frac}(d)$ .

Example:  $\lfloor 2.345 \rfloor = 2$  and  $\text{frac}(2.345) = 0.345$ .

Let  $A$  be a timed automaton and  $x \in C$  be a clock. We define

$$c_x \in \mathbb{N}$$

as the largest constant with which the clock  $x$  is ever compared either in the guards or in the invariants present in  $A$ .

# Preliminaries

Let  $d \in \mathbb{R}^{\geq 0}$ . Then

- let  $\lfloor d \rfloor$  be the integer part of  $d$ , and
- let  $\text{frac}(d)$  be the fractional part of  $d$ .

Any  $d \in \mathbb{R}^{\geq 0}$  can be now written as  $d = \lfloor d \rfloor + \text{frac}(d)$ .

Example:  $\lfloor 2.345 \rfloor = 2$  and  $\text{frac}(2.345) = 0.345$ .

Let  $A$  be a timed automaton and  $x \in C$  be a clock. We define

$$c_x \in \mathbb{N}$$

as the largest constant with which the clock  $x$  is ever compared either in the guards or in the invariants present in  $A$ .

# Intuition

Let  $v, v' : C \rightarrow \mathbb{R}^{\geq 0}$  be clock valuations.

Let  $\sim$  denote **untimed bisimilarity** of timed transition systems.

## Our Aim

Define an **equivalence relation**  $\equiv$  over clock valuations such that

- 1  $v \equiv v'$  implies  $(l, v) \sim (l, v')$  for any location  $l$
- 2  $\equiv$  has only finitely many equivalence classes.

# Clock (Region) Equivalence

## Equivalence Relation on Clock Valuations

Clock valuations  $v$  and  $v'$  are equivalent ( $v \equiv v'$ ) iff



# Clock (Region) Equivalence

## Equivalence Relation on Clock Valuations

Clock valuations  $v$  and  $v'$  are equivalent ( $v \equiv v'$ ) iff

- 1 for all  $x \in C$  such that  $v(x) \leq c_x$  or  $v'(x) \leq c_x$  we have

$$\lfloor v(x) \rfloor = \lfloor v'(x) \rfloor$$

# Clock (Region) Equivalence

## Equivalence Relation on Clock Valuations

Clock valuations  $v$  and  $v'$  are equivalent ( $v \equiv v'$ ) iff

- 1 for all  $x \in C$  such that  $v(x) \leq c_x$  or  $v'(x) \leq c_x$  we have

$$\lfloor v(x) \rfloor = \lfloor v'(x) \rfloor$$

- 2 for all  $x \in C$  such that  $v(x) \leq c_x$  we have

$$\text{frac}(v(x)) = 0 \quad \text{iff} \quad \text{frac}(v'(x)) = 0$$

# Clock (Region) Equivalence

## Equivalence Relation on Clock Valuations

Clock valuations  $v$  and  $v'$  are equivalent ( $v \equiv v'$ ) iff

- 1 for all  $x \in C$  such that  $v(x) \leq c_x$  or  $v'(x) \leq c_x$  we have

$$\lfloor v(x) \rfloor = \lfloor v'(x) \rfloor$$

- 2 for all  $x \in C$  such that  $v(x) \leq c_x$  we have

$$\text{frac}(v(x)) = 0 \quad \text{iff} \quad \text{frac}(v'(x)) = 0$$

- 3 for all  $x, y \in C$  such that  $v(x) \leq c_x$  and  $v(y) \leq c_y$  we have

$$\text{frac}(v(x)) \leq \text{frac}(v(y)) \quad \text{iff} \quad \text{frac}(v'(x)) \leq \text{frac}(v'(y))$$

# Regions

Let  $v$  be a clock valuation. The  $\equiv$ -equivalence class represented by  $v$  is denoted by  $[v]$  and defined by  $[v] = \{v' \mid v' \equiv v\}$ .

## Definition of a Region

An  $\equiv$ -equivalence class  $[v]$  represented by some clock valuation  $v$  is called a **region**.

## Theorem

For every location  $\ell$  and any two valuations  $v$  and  $v'$  from the same region ( $v \equiv v'$ ) it holds that

$$(\ell, v) \sim (\ell, v')$$

where  $\sim$  stands for untimed bisimilarity.

# Regions

Let  $v$  be a clock valuation. The  $\equiv$ -equivalence class represented by  $v$  is denoted by  $[v]$  and defined by  $[v] = \{v' \mid v' \equiv v\}$ .

## Definition of a Region

An  $\equiv$ -equivalence class  $[v]$  represented by some clock valuation  $v$  is called a **region**.

## Theorem

For every location  $\ell$  and any two valuations  $v$  and  $v'$  from the same region ( $v \equiv v'$ ) it holds that

$$(\ell, v) \sim (\ell, v')$$

where  $\sim$  stands for untimed bisimilarity.

# Symbolic States and Region Graph

state  $(l, v) \rightsquigarrow$  **symbolic state**  $(l, [v])$

Note:  $v \equiv v'$  implies that  $(l, [v]) = (l, [v'])$ .

## Region Graph

**Region graph** of a timed automaton  $A$  is an unlabelled (and untimed) transition system where

- states are **symbolic states**

- $\Longrightarrow$  on symbolic states is defined as follows:

$(l, [v]) \Longrightarrow (l', [v'])$  iff  $(l, v) \xrightarrow{a} (l', v')$  for some label  $a$

$(l, [v]) \Longrightarrow (l, [v'])$  iff  $(l, v) \xrightarrow{d} (l, v')$  for some  $d \in \mathbb{R}^{\geq 0}$

## Fact

A region graph of any timed automaton is **finite**.

# Symbolic States and Region Graph

state  $(l, v) \rightsquigarrow$  **symbolic state**  $(l, [v])$

Note:  $v \equiv v'$  implies that  $(l, [v]) = (l, [v'])$ .

## Region Graph

**Region graph** of a timed automaton  $A$  is an unlabelled (and untimed) transition system where

- states are **symbolic states**

- $\Longrightarrow$  on symbolic states is defined as follows:

$(l, [v]) \Longrightarrow (l', [v'])$  iff  $(l, v) \xrightarrow{a} (l', v')$  for some label  $a$

$(l, [v]) \Longrightarrow (l, [v'])$  iff  $(l, v) \xrightarrow{d} (l, v')$  for some  $d \in \mathbb{R}^{\geq 0}$

## Fact

A region graph of any timed automaton is **finite**.

# Application of Region Graphs to Reachability

We write  $(\ell, v) \longrightarrow (\ell', v')$  whenever

- $(\ell, v) \xrightarrow{a} (\ell', v')$  for some label  $a$ , or
- $(\ell, v) \xrightarrow{d} (\ell', v')$  for some  $d \in \mathbb{R}^{\geq 0}$ .

## Reachability Problem for Timed Automata

**Instance (input):** Automaton  $A = (L, \ell_0, E, I)$  and a state  $(\ell, v)$ .

**Question:** Is it true that  $(\ell_0, v_0) \longrightarrow^* (\ell, v)$  ?

(where  $v_0(x) = 0$  for all  $x \in C$ )

## Reduction of Timed Automata Reachability to Region Graphs

Reachability for timed automata is decidable because

$(\ell_0, v_0) \longrightarrow^* (\ell, v)$  in a timed automaton if and only if  
 $(\ell_0, [v_0]) \Longrightarrow^* (\ell, [v])$  in its (finite) region graph.



# Application of Region Graphs to Reachability

We write  $(\ell, v) \longrightarrow (\ell', v')$  whenever

- $(\ell, v) \xrightarrow{a} (\ell', v')$  for some label  $a$ , or
- $(\ell, v) \xrightarrow{d} (\ell', v')$  for some  $d \in \mathbb{R}^{\geq 0}$ .

## Reachability Problem for Timed Automata

**Instance (input):** Automaton  $A = (L, \ell_0, E, I)$  and a state  $(\ell, v)$ .

**Question:** Is it true that  $(\ell_0, v_0) \longrightarrow^* (\ell, v)$  ?

(where  $v_0(x) = 0$  for all  $x \in C$ )

## Reduction of Timed Automata Reachability to Region Graphs

Reachability for timed automata is decidable because

$(\ell_0, v_0) \longrightarrow^* (\ell, v)$  in a timed automaton if and only if  
 $(\ell_0, [v_0]) \Longrightarrow^* (\ell, [v])$  in its (finite) region graph.

# Applicability of Region Graphs

## Pros

Region graphs provide a natural abstraction which enables to prove decidability of e.g.

- reachability
- timed and untimed bisimilarity
- untimed language equivalence and language emptiness.

## Cons

Region graphs have too large state spaces. State explosion is exponential in

- the number of clocks
- the maximal constants appearing in the guards.

# Applicability of Region Graphs

## Pros

Region graphs provide a natural abstraction which enables to prove decidability of e.g.

- reachability
- timed and untimed bisimilarity
- untimed language equivalence and language emptiness.

## Cons

Region graphs have too large state spaces. State explosion is exponential in

- the number of clocks
- the maximal constants appearing in the guards.

# Zones and Zone Graphs

Zones provide a more efficient representation of symbolic state spaces. A number of regions can be described by one zone.

## Zone

A zone is described by a **clock constraint**  $g \in \mathcal{B}(C)$ .

$$[g] = \{v \mid v \models g\}$$

## Region Graphs

symbolic state:  $(\ell, [v])$   
where  $v$  is a clock valuation

## Zone Graphs

symbolic state:  $(\ell, [g])$   
where  $g$  is a clock constraint

A zone is usually represented (and stored in the memory) as  
**DBM (Difference Bound Matrix)**.

# Zones and Zone Graphs

Zones provide a more efficient representation of symbolic state spaces. A number of regions can be described by one zone.

## Zone

A zone is described by a **clock constraint**  $g \in \mathcal{B}(C)$ .

$$[g] = \{v \mid v \models g\}$$

## Region Graphs

symbolic state:  $(\ell, [v])$   
where  $v$  is a clock valuation

## Zone Graphs

symbolic state:  $(\ell, [g])$   
where  $g$  is a clock constraint

A zone is usually represented (and stored in the memory) as  
**DBM (Difference Bound Matrix)**.

# Zones and Zone Graphs

Zones provide a more efficient representation of symbolic state spaces. A number of regions can be described by one zone.

## Zone

A zone is described by a **clock constraint**  $g \in \mathcal{B}(C)$ .

$$[g] = \{v \mid v \models g\}$$

## Region Graphs

symbolic state:  $(\ell, [v])$   
where  $v$  is a clock valuation

## Zone Graphs

symbolic state:  $(\ell, [g])$   
where  $g$  is a clock constraint

A zone is usually represented (and stored in the memory) as  
**DBM (Difference Bound Matrix)**.